Welcome to the Bridgetek Community!
Please read our Welcome Note
Technical Support enquires
please contact the team @ Bridgetek Support
Please refer to our website for detailed information on all our products - Bridgetek - Bridging Technology
int16_t xc0 = 0;
int16_t yc0 = 0;
uint16_t length = 3;
static uint16_t increase = 0;
uint32_t colors[] = {RED, ORANGE, GREEN, BLUE, YELLOW, MAGENTA, PURPLE, BLACK, 0xc0c0c0, BLUE_1};
for(uint8_t arms = 0; arms < 12; arms++)
{
EVE_color_rgb(colors[arms]);
EVE_begin(EVE_LINE_STRIP);
for(uint8_t steps = 0; steps < 135; steps++)
{
EVE_polar_cartesian(length*steps, arms*30+steps*increase, &xc0, &yc0);
EVE_vertex2f(xc0 + 450, yc0 + 320);
}
EVE_end();
}
static uint8_t delay = 0;
delay ++;
if(delay > 2)
{
delay = 0;
increase += 3;
}

Quote
The watchdog command enables the watchdog timer and sets the watchdog reset intervals in clocks.
The watchdog flag in REG_BOOT_CFG register must be set.
C prototype
void cmd_watchdog ( uint32_t init_val );
Command layout
+0 CMD_WATCHDOG(0xFFFF FF83)
+4 init_val
Parameters
init_val
Watchdog timeout initialization value, in clocks. Must be a sensible value to prevent
watchdog being triggered prematurely.
Examples
To set the watchdog timeout every 72000000 clocks, which is 1 second on a 72 MHz system:
cmd_watchdog(72000000);
Quote
Adds watchdog timer to facilitate automatic correction.
Quote
The watchdog timer uses a 32-bit counter and is driven by the system clock. Hence, at default system
clock of 72 MHz, the maximum timeout period supported is 59.6s.
The watchdog timer begins and resets as it counts down from a user-defined initial value. Upon reaching
a count value of zero, the watchdog timer generates a system reset. The timer needs to be periodically
reset to the initial value to prevent the system reset from happening.
Refer to BRT_AN_086 BT82X Series Programming Guide for details on how to program the Watchdog
Timer using cmd_watchdog
QuoteOne way to check is to perform a cmd_fssize. Directories will return -1 for the size.